 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| White Electronic Designs W3DG64128V-D1 PRELIMINARY* 1GB - 2x64Mx64 SDRAM, UNBUFFERED w/PLL FEATURES PC100 and PC133 compatible Burst Mode Operation Auto and Self Refresh capability LVTTL compatible inputs and outputs Serial Presence Detect with EEPROM Fully synchronous: All signals are registered on the positive edge of the system clock Programmable Burst Lengths: 1, 2, 4, 8 or Full Page 3.3V 0.3V Power Supply 144 Pin SO-DIMM * PBC height: 31.75 (1.25") NOTE: Consult factory for availability of: * RoHS Products * Vendor source control options * Industrial temperature option DESCRIPTION The W3DG64128V is a 2x64Mx64 synchronous DRAM module which consists of eight 128Mx8 stack of SDRAM components in TSOP II package, and one 2Kb EEPROM in an 8 pin TSSOP package for Serial Presence Detect which are mounted on a 144 pin SO-DIMM multilayer FR4 Substrate. This module is structured as 2 Ranks of 64Mx64 SDRAM. * This product is under development, is not qualified or characterized and is subject to change without notice. PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE) PINOUT PIN 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 FRONT VSS DQ0 DQ1 DQ2 DQ3 VCC DQ4 DQ5 DQ6 DQ7 VSS DQM0 DQM1 VCC A0 A1 A2 VSS DQ8 DQ9 DQ10 DQ11 VCC DQ12 PIN 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 BACK VSS DQ32 DQ33 DQ34 DQ35 VCC DQ36 DQ37 DQ38 DQ39 VSS DQM4 DQM5 VCC A3 A4 A5 VSS DQ40 DQ41 DQ42 DQ43 VCC DQ44 PIN 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 FRONT DQ13 DQ14 DQ15 VSS NC NC CK0 VCC RAS# WE# CS0# CS1# NC VSS NC NC VCC DQ16 DQ17 DQ18 DQ19 VSS DQ20 DQ21 PIN 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 BACK DQ45 DQ46 DQ47 VSS NC NC CKE0 VCC CAS# CKE1 A12 NC NC VSS NC NC VCC DQ48 DQ49 DQ50 DQ51 VSS DQ52 DQ53 PIN 97 99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 BACK DQ22 DQ23 VCC A6 A8 VSS A9 A10 VCC DQMB2 DQMB3 VSS DQ24 DQ25 DQ26 DQ27 VCC DQ28 DQ29 DQ30 DQ31 VSS SDA VCC PIN 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 BACK DQ54 DQ55 VCC A7 BA0 VSS BA1 A11 VCC DQMB6 DQMB7 VSS DQ56 DQ57 DQ58 DQ59 VCC DQ60 DQ61 DQ62 DQ63 VSS SCL VCC PIN NAMES A0 - A12 BA0-1 DQ0-63 CK0 CKE0, CKE1 CS0#, CS1# RAS# CAS# WE# DQM0-7 VCC VSS SDA SCL DNU NC Address Input (Multiplexed) Select Bank Data Input/Output Clock Input Clock Enable Input Chip Select Input Row Address Strobe Column Address Strobe Write Enable DQM Power Supply (3.3V) Ground Serial Data I/O Serial Clock Do Not Use No Connect ** These pins should be NC in the system which does not support SPD. May 2005 Rev. 2 1 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com White Electronic Designs FUNCTIONAL BLOCK DIAGRAM W3DG64128V-D1 PRELIMINARY CS1# CS0# DQM0 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQM4 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQM1 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQM5 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQM2 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQM6 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQM3 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQM7 DM DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CS# DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 BA0,BA1 A0-A12 RAS# CAS# CKE0 CKE1 WE# SDRAMs SDRAMs SDRAMs SDRAMs SDRAMs SDRAMs SDRAMs CK0 PLL SDRAMs SERIAL PD SCL A0 A1 A2 SDA NOTE: All resistor values are 22 ohms unless otherwise specified. May 2005 Rev. 2 2 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com White Electronic Designs ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to VSS Voltage on VCC supply relative to VSS Storage Temperature Power Dissipation Short Circuit Current Symbol VIN, VOUT VCC, VCCQ TSTG PD IOS Value -1.0 ~ 4.6 -1.0 ~ 4.6 W3DG64128V-D1 PRELIMINARY Units V V C W mA -55 ~ +150 18 50 Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS"V are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. RECOMMENDED DC OPERATING CONDITIONS Voltage Referenced to: VSS = 0V, TA = 0C +70C Parameter Supply Voltage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Input Leakage Current Symbol VCC VIH VIL VOH VOL ILI Min 3.0 2.0 -0.3 2.4 -- -10 Typ 3.3 3.0 -- -- -- -- Max 3.6 VCCQ+0.3 0.8 -- 0.4 10 Unit V V V V V A 1 2 IOH= -2mA IOL= -2mA 3 Note Note: 1. VIH (max)= 5.6V AC. The overshoot voltage duration is 3ns. 2. VIL (min)= -2.0V AC. The undershoot voltage duration is 3ns. 3. Any input 0V VIN VCCQ Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs. CAPACITANCE TA = 25C, f = 1MHz, VCC = 3.3V, VREF = 1.4V 200mV Parameter Input Capacitance (A0-A12) Input Capacitance (RAS#,CAS#,WE#) Input Capacitance (CKE0) Input Capacitance (CLK0) Input Capacitance (CS0#) Input Capacitance (DQM0-DQM7) Input Capacitance (BA0-BA1) Data Input/Output Capacitance (DQ0-DQ63) Symbol CIN1 CIN2 CIN3 CIN4 CIN5 CIN6 CIN7 CouT Max 66 66 35 5.5 35 11 66 15 Unit pF pF pF pF pF pF pF pF May 2005 Rev. 2 3 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com White Electronic Designs OPERATING CURRENT CHARACTERISTICS VCC = 3.3V, 0C TA +70C W3DG64128V-D1 PRELIMINARY Version Parameter Operating Current (One bank active) Precharge Standby Current in Power Down Mode Symbol ICC1 Burst Length = 1 tRC tRC(min) IOL = 0mA CKE VIL(max), tCC = 10ns CKE & CLK VIL(max), tCC = CKE VIH(min), CS VIH(min), tcc =10ns Input signals are charged one time during 20 CKE VIH(min), CLK VIL(max), tCC = Input signals are stable CKE VIL(max), tCC = 10ns CKE & CLK VIL(max), tCC = CKE VIH(min), CS VIH(min), tcc = 10ns Input signals are changed one time during 20ns CKE VIH(min), CLK VIL(max), tcc = Input signals are stable Io = mA Page burst 4 Banks activated tCCD = 2CLK tRC tRC(min) CKE 0.2V Conditions 133/100 1,440 Units mA Note 1 ICC2P ICC2PS ICC2N 32 32 320 mA Precharge Standby Current in Non-Power Down Mode ICC2NS ICC3P ICC3PS ICC3N mA 160 96 96 480 400 mA mA mA Active Standby Current in Power-Down Mode Active Standby Current in Non-Power Down Mode ICC3NS ICC4 Operating Current (Burst mode) 1,600 mA 1 Refresh Current Self Refresh Current Notes: 1. Measured with outputs open. 2. Refresh period is 64ms. ICC5 ICC6 3,200 96 mA mA 2 May 2005 Rev. 2 4 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com White Electronic Designs AC TIMING PARAMETERS Speed Grade 100MHz Symbol tCK tCH tCL tIS tIH tAC Parameter Clock Period Clock High Time Rated @1.5V Clock Low Time Input Setup Times Min 10 3 3 2 2 1 1 Max W3DG64128V-D1 PRELIMINARY Speed Grade 133MHz Min 7.5 2.5 2.5 1.5 1.5 0.8 0.8 Max Units ns ns ns ns ns ns ns ns Notes tOH tOHZ tCCD tCBD tCKE tRP tRAS tRCD tRRD tRC tDQD tDWD tMRD tROH tDQZ tDQM tDPL tDAL tSB tSRX tPDE tCKSTP tREF tRFC 1. 2. 3. 4. 5. 6. Address/ Command & CKE Data Input Hold Times Address/Command & CKE Data Output Valid From Clock CAS# Latency = 2 or 3, LVTTL levels, Rated @ 50 pF all outputs switching Output Hold From Clock Rated @ 50 pF (1.8 ns @ 0 pf) Output Valid to Z CAS to CAS Delay CAS Bank Delay CKE to Clock Disable RAS Precharge Time RAS Active Time Activate to Command Delay (RAS to CAS Delay) RAS to RAS Bank Activate Delay RAS Cycle Time DQM to Input Data Delay Write Cmd. to Input Data Delay Mode Register set to Active delay Precharge to O/P in High Z DQM to Data in High Z for read DQM to Data mask for write Data-in to PRE Command Period Data-in to ACT (PRE) Command period (Auto precharge) Power Down Mode Entry Self Refresh Exit Time Power Down Exit Set up Time Clock Stop During Self Refresh or Power Down Refresh Period Row Refresh Cycle Time 6.0 (tco = 5.2) 3 3 1 1 1 20 50 20 20 70 0 0 3 2 0 20 5 1 10 1 200 64 80.0 75.0 10 1 200 2.7 2.7 1 1 1 20 45 20 15 67.5 0 0 3 2 0 15 5 5.4 (tco = 4.6) 1 9 7 CL CL 1 64 ns ns tCK tCK tCK ns ns ns ns ns tCK tCK tCK tCK tCK tCK ns tCK tCK ns tCK tCK ms ns 2 3 4 5 6 Access times to be measured w/input signals of 1 V/ns edge rate, 0.8 V to 2.0 V, tCO is clock to output with no load. CL = CAS Latency Data Masked on the same clock Self refresh Exit is asynchronous, requiring 10 ns to ensure initiation. Self refresh exit is complete in 10 ns + tRC. Timing is asynchronous. If tIS is not met by rising edge of CK then CKE is assumed latched on next cycle. If the clock is stopped during self refresh or power down, 200 clocks are required before CKE is high. May 2005 Rev. 2 5 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com White Electronic Designs PACKAGE DIMENSIONS FOR D1 Ordering Information W3DG64128V10D1 W3DG64128V7D1 W3DG64128V75D1 Speed 100MHz 133MHz 133MHz CAS Latency CL=2 CL=2 CL=3 W3DG64128V-D1 PRELIMINARY Height* 31.75 (1.25") 31.75 (1.25") 31.75 (1.25") NOTES: * Consult Factory for availability of RoHS products. (G = RoHS Compliant) * Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others) * Consult factory for availability of industrial temperature (-40C to 85C) option PACKAGE DIMENSIONS FOR D1 67.72 (2.661 Max) 2.01 (0.079 Min) 6.35 (0.250) Max PLL 31.75 (1.25) Max 19.99 (0.787) 3.99 (0.157) 3.20 (0.126) Min 4.01 (0.158) Min 23.14 (0.913) 28.2 (1.112) 32.79 (1.291) 4.60 (0.181) 1.50 (0.059) 0.99 0.10 (0.039 0.004) * ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES). May 2005 Rev. 2 6 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com White Electronic Designs Document Title 1GB - 2x64Mx64 SDRAM, UNBUFFERED w/PLL W3DG64128V-D1 PRELIMINARY Revision History Rev # Rev 0 Rev 1 History Created Datasheet 1.1 Updated Datasheet 1.2 Removed ED from part marking Release Date 6-03 5-04 Status Advanced Preliminary Rev 2 2.1 Added lead-free and RoHS options 2.2 Added source control option 2.3 Added industrial temperature option 2.4 Added AC specs 5-05 Preliminary May 2005 Rev. 2 7 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com |
Price & Availability of W3DG64128V-D1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |